`timescale 1ns/1ps
Writing about computer architecture, RTL design, and the things I break along the way.
// simulation has not started yet — check back soon